


USN	1	P	E							
	PESIT Bangalore South Campus Hosur road, 1km before Electronic City, Bengaluru -100 Department of Basic Science and Humanities									

CIE TEST -2		
Date	: 03-04-2018	Marks: 60
Subject & Code	: Basic Electronics – 17ELN25	Sec : F,G,H,I,J
Name of faculty	: Prof.KB, SB & UB	Time : 8.30AM-10.00AM
Note: Answer FIVE full questions, selecting any ONE full question from each part.		Marks
PART 1		
1	Explain the logic gates with truth table, characteristic equation and symbols.	12
2	A) Simplify using Boolean algebra laws and Truth table method $F = ABC + A'B'C + A'BC + A'B'C$ B) Prove that $(x + y) * (x + z) = x + yz$ using Boolean algebra laws and Truth table method.	6+6
PART 2		
3	Explain the Accurate Analysis of Voltage Divider Bias Circuit with neat diagrams.	12
4	For a Voltage Divider Bias circuit, $V_{CC} = 15V$, $R_C = 2.7 K\Omega$, $R_E = 2.2 K\Omega$, $V_{BE} = 0.7V$, $R_1 = 22 K\Omega$, $R_2 = 12 K\Omega$. Calculate I_C , V_E , V_C & V_{CE} . Draw the DC Load line & indicate the Q point.	12
PART 3		
5	Implement using NAND and NOR gates A) XOR gate B) XNOR gate	6+6
6	Using 1's and 2's Complement method, subtract the following: A) $(FE)_{16} - (BC)_{16}$ B) $(111)_2 - (10010)_2$ C) $(12.56)_{10} - (8.12)_{10}$	4+4+4



PESIT Bangalore South Campus

Hosur road, 1km before Electronic City, Bengaluru -100


Department of Basic Science and Humanities

PART 4

7	<p>A) Explain a Voltage Follower Circuit.</p> <p>B) Explain how an op-amp works like a differentiator.</p> <p>C) Explain the properties of an ideal op-amp.</p>	4+4+4
8	<p>A) Calculate the output voltage of a 4-input summing amplifier :</p> <p style="text-align: center;">$R_1 = 10 \text{ K}\Omega, R_2 = 20 \text{ K}\Omega, R_3 = 30 \text{ K}\Omega, R_4 = 40 \text{ K}\Omega,$</p> <p style="text-align: center;">$R_F = 10 \text{ K}\Omega, V_1 = -1\text{V}, V_2 = 2\text{V}, V_3 = 3\text{V}, V_4 = -2\text{V}.$</p> <p>B) Calculate the input voltage required for an inverting op-amp that has</p> <p style="text-align: center;">$R_F = 10 \text{ K}\Omega, R_1 = 1 \text{ K}\Omega$ and $V_O = 2 \text{ V}.$</p>	6+6

PART 5

9	<p>Convert the following numbers:</p> <p>A) $(110.1101)_2$ to $()_{10}$</p> <p>B) $(0.728)_{10}$ to $()_8$</p> <p>C) $(31C.DE)_{16}$ to $()_{10}$</p> <p>D) $(53.4375)_{10}$ to $()_2$</p> <p>E) $(11010.101)_2$ to $()_{16}$</p> <p>F) $(124.21)_8$ to $()_{10}$</p>	12
10	<p>A) Explain the Full Adder Circuit with neat diagrams.</p> <p>B) State and Prove De-Morgan's Theorem for 3 variables.</p>	6+6

USN	1	P	E						
	PESIT Bangalore South Campus Hosur road, 1km before Electronic City, Bengaluru -100 Department of Basic Science and Humanities								

CIE TEST -2		
Date	: 03-04-2018	Marks: 60
Subject & Code	: Basic Electronics – 17ELN25	Sec : F,G,H,I,J
Name of faculty	: Prof.KB, SB & UB	Time : 8.30AM-10.00AM
Note:	Answer FIVE full questions, selecting any ONE full question from each part.	Marks
PART 1		
1	Explain the logic gates with truth table, characteristic equation and symbols. <i>Ans) Explanation + Symbol + Truth table +Characteristic equation</i> <div style="text-align: right;"><i>[3+3+3+3 marks]</i></div>	12
2	A) Simplify using Boolean algebra laws and Truth table method $F = ABC + A'B'C + A'BC + A'B'C$ <i>Ans) $F = C(A' + B)$</i> <i>Simplication + Truth Table method</i> <i>[3+3 marks]</i> B) Prove that $(x + y) * (x + z) = x + yz$ using Boolean algebra laws and Truth table method. <i>Ans) Proof + Truth Table method</i> <i>[3+3 marks]</i>	6+6
PART 2		
3	Explain the Accurate Analysis of Voltage Divider Bias Circuit with neat diagrams. <i>Ans) Circuit diagram 1 (with resistors R1 and R2)</i> <i>Circuit diagram 2 (with V_T & R_T)</i> <i>Derivation + Explanation</i> <i>[3+3+3+3 marks]</i>	12
4	For a Voltage Divider Bias circuit, $V_{CC} = 15V$, $R_C = 2.7 K\Omega$, $R_E = 2.2 K\Omega$, $V_{BE} = 0.7V$, $R_1 = 22 K\Omega$, $R_2 = 12 K\Omega$. Calculate I_C, V_E, V_C & V_{CE}. Draw the DC Load line & indicate the Q point.	12



PESIT Bangalore South Campus

Hosur road, 1km before Electronic City, Bengaluru -100

Department of Basic Science and Humanities

Ans) $V_B = 5.29 V, V_E = 4.59 V, I_E = I_C = 2.09 mA,$

$V_{CE} = 4.76 V, V_C = 9.35 V$

DC Load Line :

X axis (point A) = 15 V

Y axis (point B) = 3.06 mA

Q point = (4.76 V, 2.09 mA)

Calculation of I_C, V_E, V_C & V_{CE} [2+2+2+2 marks]

DC Load Line & Q point [2+2 marks]

PART 3

5 Implement using NAND and NOR gates

6+6

A) XOR gate

B) XNOR gate

Ans) XOR using NAND & NOR [3+3 marks]

XNOR using NAND & NOR [3+3 marks]

6 Using 1's and 2's Complement method, subtract the following:

4+4+4

A) $(FE)_{16} - (BC)_{16} = (42)_{16}$

[1's Complement = 2 marks + 2's Complement = 2 marks]

B) $(111)_2 - (10010)_2 = (-01011)_2$ [2+2 marks]


C) $(12.56)_{10} - (8.12)_{10} = (4.44)_{10}$ [2+2 marks]

PART 4

7 A) Explain a Voltage Follower Circuit.

4+4+4

Ans) Circuit Diagram + Derivation [2+2 marks]


USN	1	P	E							
	PESIT Bangalore South Campus Hosur road, 1km before Electronic City, Bengaluru -100 Department of Basic Science and Humanities									

	B) Explain how an op-amp works like a Differentiator. <i>Ans) Circuit Diagram + Derivation [2+2 marks]</i> C) Explain the properties of an Ideal Op-amp. <i>Ans) Minimum 4 properties to be explained. [1 Mark each]</i>	
--	---	--

8	A) Calculate the output voltage of a 4-input summing amplifier : $R_1 = 10\text{ K}\Omega, R_2 = 20\text{ K}\Omega, R_3 = 30\text{ K}\Omega, R_4 = 40\text{ K}\Omega,$ $R_F = 10\text{ K}\Omega, V_1 = -1\text{V}, V_2 = 2\text{V}, V_3 = 3\text{V}, V_4 = -2\text{V}.$ <i>Ans) $V_o = [(-0.5)V - \text{if inverting summing op-amp (or)}$ $(0.5)V - \text{if non-inverting summing op-amp]$</i> <i>Circuit Diagram + Calculation with formula [3+3 marks]</i> B) Calculate the input voltage required for an inverting op-amp that has $R_F = 10\text{ K}\Omega, R_1 = 1\text{ K}\Omega$ and $V_O = 2\text{ V}.$ Ans) $V_i = 0.2\text{ V}$ <i>Circuit Diagram + Calculation with formula [3+3 marks]</i>	6+6
----------	---	------------

PART 5

9	Convert the following numbers: A) $(110.1101)_2$ to $(6.8125)_{10}$ B) $(0.728)_{10}$ to $(0.5645)_8$ C) $(31C.DE)_{16}$ to $(796.8671875)_{10}$ D) $(53.4375)_{10}$ to $(110101.0111)_2$ E) $(11010.101)_2$ to $(1A.A)_{16}$ F) $(124.21)_8$ to $(84.265625)_{10}$ <p style="text-align: right;"><i>[2+2+2+2+2+2 marks]</i></p>	12
----------	--	-----------

USN	1	P	E							
	PESIT Bangalore South Campus Hosur road, 1km before Electronic City, Bengaluru -100 Department of Basic Science and Humanities									

10	<p>A) Explain the Full Adder Circuit with neat diagrams. <i>Ans) Logic gate circuit diagram & Block diagram + Truth table</i> <i>+Characteristic equation [2+2+2 marks]</i></p> <p>B) State and Prove De-Morgan's Theorem for 3 variables. <i>Ans) 2 Statements + proof using any method (Truth Table)</i> <i>[2+2+2 marks]</i></p>	6+6
-----------	---	------------