USN

1	Р	Е				



PESIT Bangalore South Campus Hosur road, 1km before Electronic City, Bengaluru -100 Department of Electronics and Communication **VLSI Design and Embedded Systems**

INTERNAL ASSESSMENT TEST 1					
Dat	e	: 04/03/2017	Marks: 40		
Sub	Subject & Code : RTOS – 16EVE24 Specialization :VLSI & EM				
Nai	Name of faculty : Prof. Ananda MTime : 11:30am -1:00pm				
No	Note: Answer FIVE full questions, selecting any ONE full question from each part.Man				
	PART 1				
1		What is Deadline and Define RM LUB with relevant question			
2		Explain two service feasibility testing by examination.			
	-	PART 2			
3		Explain the relationship between sufficient and N&S feasibility test.			
4	With two-service examples used derive RM LUB for case1.			8	
-	PART 3				
5		Compare the relationship of T2 and T1 for case1 and case 2		8	
6		Derive an expression for RM LUB mathematically.			
		PART 4			
7		Explain two algorithms for determination of N&S feasibility testing with RM			
		policy.			
8		Explain RM policy for overload scenario and cascading overload scenario.			
PART 5					
9		Explain the Worst-Case Execution Time (WCET) with relevant	ant equation.	8	
10		Write the overlapping definitions and also the overlapping c	onditions for CPU tin	ne 8	

USN



PESIT Bangalore South Campus Hosur road, 1km before Electronic City, Bengaluru -100

1 P E

Hosur road, 1km before Electronic City, Bengaluru -100 Department of Electronics and Communication VLSI Design and Embedded Systems

SCHEME AND SOLUTION SECOND INTERNAL TEST

QNo.	Note: Answer FIVE full questions, selecting any ONE full question from each part.				
	PART 1				
(1)	Deadline definition \rightarrow 2marks \rightarrow Text1 Define RM LUB with relevant question \rightarrow 6 marks \rightarrow refer Text 1 Total= 2+6=8				
(2)	The two service feasibility testing by examination: diagram→2 marks Explanation : 6 points [®] 6 marks → refer Text 1 Total= 2+6 =8	8 marks			
	PART-2				
(3)	The relationship between sufficient and N&S feasibility test. Diagrams \rightarrow 4 marks , explanation \rightarrow 4 marks Total= 4+4 =8	8 marks			
(4)	Pseudo code outline of a basic service that polls an input interface for a specific input vector \rightarrow 5 marks, explanation \rightarrow 3 marks Total= 5+3 =8	8 marks			
	PART 3				
(5)	With two-service examples used derive RM LUB for case1: 6 steps with explanation →4 + 4 marks Total= 4+4=8	8 marks			
(6)	An expression for RM LUB mathematically. 8 steps \rightarrow 8 marks	8 marks			
	Total= 8X1=8				

USN

Γ



PESIT Bangalore South Campus Hosur road, 1km before Electronic City, Bengaluru -100

P E

1

Department of Electronics and Communication VLSI Design and Embedded Systems

	PART 4					
(7)	Two algorithms for determination of N&S feasibility testing with RM policy \rightarrow 4+4					
	Total= 4+4=8					
(8)	RM policy for overload scenario \rightarrow 4 marks	8 marks				
	Total= 4+4=8					
	PART 5					
(9)	The Worst-Case Execution Time (WCET) with relevant equation: equation and					
	Total= 2+6=8	o marks				
(10)	The overlapping definitions \rightarrow 4 marks	8 marks				
	The overlapping conditions for CPU time →4 marks Total= 4+4=8					



VLSI Design and Embedded Systems